

ABSTRACT

The Highspeed analog-to-digital converters (ADC) family has become the most popular ADC architecture for sampling rates from a few megasample per second (MSPS) up to hundreds MSPS. Its resolution and sampling rates cover a wide range of applications including CCD imaging, ultrasonic medical imaging, digital receiver, radar (for example GPR), modems and also assisting the acquisition system.

In this final project, the Highspeed ADC family will be thoroughly discussed from its early development to the most recent one. Also the mechanism and operation of some of them will be explained in detail. Nowadays, Highspeed ADCs of various forms have improved greatly in speed, resolution, dynamic performance and low power in recent years. One of its kinds is pipelined ADC architecture.

A simulator for comprehensive study and analysis of pipelined ADC has been developed and compiled in Wolfram Mathematica 9 for this final project purpose. Users can simulate the input and output process, learn basic principles for some pipelined ADC architectures and understand what advantages certain architectures have. The simulator accepts user-specified parameters such as ADC's resolution, input voltage values and output data format types. The simulator also works as an actual data converter from the PC audio input. It also reads the saved data files from ADS61xx and .wav audio format that were previously stored.

Keywords: *Analog to digital Converter, Highspeed ADC, Pipeline Architecture, Wolfram Mathematica, ,*