

## TABLE OF CONTENTS

<b>CONTENTS .....</b>	<b>vii</b>
<b>LIST OF TABLES.....</b>	<b>ix</b>
<b>LIST OF FIGURES.....</b>	<b>x</b>
<b>LIST OF ABBREVIATIONS.....</b>	<b>xii</b>
<b>CHAPTER 1 INTRODUCTION .....</b>	<b>1</b>
<b>1.1    Background.....</b>	<b>1</b>
<b>1.2    Problems Statement .....</b>	<b>2</b>
<b>1.3    Objectives.....</b>	<b>3</b>
<b>1.4    Hypotheses.....</b>	<b>3</b>
<b>1.5    Research Methodology .....</b>	<b>3</b>
<b>1.6    Problem Limitation .....</b>	<b>4</b>
<b>CHAPTER 2 REVIEW OF LITERATURE AND STUDIES .....</b>	<b>5</b>
<b>2.1    Digital Substation System (DSS).....</b>	<b>5</b>
<b>2.1.1    Benefits of digital substations system .....</b>	<b>6</b>
<b>2.1.2    SAM600 – Process bus IO system .....</b>	<b>8</b>
<b>2.2    Transformer Protection .....</b>	<b>9</b>
<b>2.2.1    Transformer Phase Fault.....</b>	<b>1 0</b>
<b>2.2.2    Working Principle of Over Current Relay (OCR) and Ground                 Fault Relay (GFR) .....</b>	<b>1 1</b>
<b>2.2.3    Stand By Earth Fault (SBEF).....</b>	<b>1 3</b>
<b>2.2.4    Differential Relay.....</b>	<b>1 3</b>
<b>2.2.5    Restricted earth fault (REF) Relay .....</b>	<b>1 4</b>
<b>2.3    RET650 (87T/87N) .....</b>	<b>1 6</b>
<b>2.3.1    Transformer differential protection (87T) .....</b>	<b>1 7</b>
<b>2.3.2    Restricted earth-fault protection, low impedance REFPDIF                 (87N) .....</b>	<b>1 8</b>
<b>CHAPTER 3 DESIGN MODEL AND SYSTEM.....</b>	<b>2 0</b>

<b>3.1</b>	<b>Simulation Flow .....</b>	<b>2 0</b>
<b>3.2</b>	<b>DSS Baturtaja Arcitecture .....</b>	<b>2 2</b>
3.2.1	Station Level .....	2 4
3.2.2	Bay Level.....	2 5
3.2.3	Process Level .....	2 5
<b>CHAPTER 4 RESULT, ANALYSIS, AND REPAIR .....</b>		<b>2 7</b>
<b>4.1</b>	<b>Fault Record and Comtrade Result.....</b>	<b>2 7</b>
<b>4.2</b>	<b>Visual and Stability Result.....</b>	<b>2 9</b>
4.2.1	Visual check result.....	2 9
4.2.2	Stability Result .....	3 2
<b>4.3</b>	<b>Fault Analysis.....</b>	<b>3 4</b>
<b>4.4</b>	<b>Repair and Testing .....</b>	<b>3 7</b>
4.4.1	CT Circuit Repair .....	3 7
4.4.2	Added function logic block under voltage supervision for REF LV .....	3 9
4.4.3	Improvements to the system architecture change over switch pattern GPS 1 and GPS 2.....	4 5
<b>CHAPTER 5 CONCLUSION AND FUTURE WORK .....</b>		<b>4 7</b>
<b>5.1</b>	<b>Conclusions.....</b>	<b>4 7</b>
<b>5.2</b>	<b>Future Work.....</b>	<b>4 8</b>
<b>BIBLIOGRAPHY .....</b>		<b>4 9</b>